 |
|
||
 |
 |
 |
|
|
|
|||
 |
 |
 |
 |
 |
 |
 |
Circuit Design / Simulation Hierarchical schematics of designs are created using Mentor Graphic's ViewDraw. This provides both rapid design entry and clear documentation. Designs are simulated using Synopsis' HSpice with it's proven ability to reach convergence and produce accurate results.
Digital designs are developed in
Aldec's Active-HDL using either VHDL or Verilog
languages. |
 |
|
HOME | CONTENTS | SERVICES
(C) 2003 Copyright MANN VLSI RESEARCH. All rights Reserved
